This paper presents a method to implement a reconfigurable logic array on an FPGA. To design circuits with 2-valued k-input LUTs, 2k-valued logic is introduced. Standard benchmark functions as well as symmetric functions are efficiently implemented by a logic array with 2k-valued variables. Number ofproducts and number of bits to represent functions by the expressions with 2k-valued variables for k = 1, 2, 3, 4, and 5 are compared. Both sumof-products expressions and EXOR sum-of-products expressions oJ 2k-valued logic significantly reduces needed FPGA resources, when 2 < k < 5. Experimental results for benchmark functions and symmetric functions are shown. Implementations of arrays with 16-valued variables on Xilinx and Altera FPGAs are also shown.
Introduction
In this paper, we consider a method to implement a reconfigurable logic array on an FPGA. It is similar to a programmable logic array, but logically more powerful. We use 2k-valued logic to represent a binary logic circuit. We present two different realizations on FPGAs: combinational one and sequential one. The combinational one uses configurable logic blocks (CLBs), while the sequential one uses M4Ks and logic elements (LEs). Such methods are promising for dynamically reconfigurable circuits [2, 4, 6, 15] .
We also consider the optimal number k of the inputs for LUTs to implement various logic functions. This paper is organized as follows: Section 2 presents two methods to implement expressions with multi-valued variables by FPGAs. Section 3 introduces expressions with multi-valued variables. Section 4 considers the complexities of expressions. Section 5 shows the experimental results. And, finally, Section 6 concludes the paper. 
Realization of Expressions with 2k-Valued Variables on an FPGA
In this part, we introduce logic arrays with 2k-valued variables, which can be more efficient than conventional logic arrays. An FPGA contains many look-up tables (LUTs). Here, we introduce 16-valued logic to design 4-input LUT circuits. A 4-input LUT realizes an arbitrary function of four variables. Fig. 2 [12] To show a design method, we need some definitions. They are extensions of 2-valued cases to multi-valued cases [12, 8] .
Definition 3.1 A mapping f: P -> B is a p-valued input 2-valued output function, where P {0, 1,... p-1 } and B ={0, 1}. Let X be a variable that takes its value from P ={O,1,...,p -1}. Let S be a subset (S C P) of P. Then, XS is a literal of X. When X e S, Xs = 1, and when X V S, Xs = 0. Let Si C P (i = 1, 2, ... , n), then X,SI1X2 ... X,,j is a logical product. V(SI S2. S) XlSIX2S2 ... XnSn is a sum-ofproducts expression (SOP). When Si = P, Xis= 1 and the logical product is independent ofXi. In this case, literal Xjp is redundant and can be deleted. A logical product is also called a term, or a product term. When Si= 1 for (i = 1, 2, ..., n), a logical product corresponds to an element of the domain. This product is a minterm. When Si = P for (i = 1,2, . ..., n), the logical product corresponds to the constant 1.
When p = 2, a function is a 2-valued logic function. When we consider 2-valued logic functions only, we often represent the literal X{0} by X, and X{1} by X. In an SOP, replacing the OR operators with the EXOR operators will produce an EXOR sum-of products expression (ESOP).
Xi is often called as a part.
An arbitrary multi-valued input 2-valued output function is represented by an SOP (ESOP). Many SOPs (ESOPs) exist that represent the same function. Among them, the one with the minimum number of products is the minimum SOP (minimum ESOP). MINI [3] and ESPRESSO-MV [8] are SOP minimizers, while EXMIN2 [12] and EXORCISM-MV [14] are ESOP minimizers.
Interesting problems are 1. Find the optimum value for k, the number of binary variables in a group.
2. Find the partition of the input variables [13] .
The first problem is similar to the problem of finding the optimum size of LUTs in FPGAs [7, 5] . In this paper, we focus on the first problem.
Expressions with 2k-Valued Variables 4.1 Number of Products
The number of products to represent a function depends on n, the number of inputs, and k, the number of variables in parts. In general, the larger the value of k, the smaller the number of products to represent the function. A variable with a large k requires more bits to represent a part than a variable with a small k. On the other hand, variables with large k often require fewer products than variables with small k. Thus, for each function, there is an optimum k that minimizes the total number of bits.
Example 4.1 Consider the function shown in Fig. 2 'A null product can be generated by X
The above theorem shows that to minimize the total number of bits, we have only to consider the case of k > 2.
In the next section, we confirm this observation.
Experimental Results

Logic Synthesis
We minimized standard PLA benchmarks [16] as well as adders and symmetric functions. Standard Benchmark Functions In Table 5 .1, In denotes the number of inputs; Out denotes the number of outputs; SOP denotes the number of products in a sum-of-products expression; ESOP denotes the number of products in an EXOR sum-of-products expression. 2k-valued denotes the number of products in an expression with 2k-valued variables. To derive 2k-valued variables, k binary variables are grouped. To obtain 4-valued and 16-valued expressions, Algorithm 6.1 in [13] was used. To obtain 8-valued and 32-valued expressions, a greedy method was used. For minimization of SOPs, MINI2 [12] was used. For minimization of ESOPs, EXMIN3, an improved version of EXMIN2 [12] , was used. Table 5 .1 shows that expressions with larger k require fewer products than expressions with smaller k. For the adder (adr]2), and some arithmetic circuits (e.g., alu4, alupla, cordia, tial), ESOPs require fewer products than SOPs, in many cases. However, for some functions (e.g., apex2), ESOPs require more products than SOPs. and tial, k = 2 gives the smallest realizations; for adr]2, alupla, cordia and t481, k = 4 gives the smallest realizations; and for misex3, k = 5 gives the smallest realization.
The minimum values are highlighted by bold face letters. Symmetric Functions Table 5 .3 shows the number of products to represent symmetric functions SYM(n) and WGT(n) [12] . Let (Xl,X2, X*n) be the inputs and n = 3m. Then, ,(k) < (k +1) kQ )2k.
k Thus, for a large value of n, literals with large value of k tend to reduce the total number of bits.
Implementation on FPGAs
To assess the feasibility of the implementations on FPGAs, we designed two types of reconfigurable logic arrays.
Using CLBs Only We implemented the array with 16-valued variables shown in Fig. 2.3 on Xilinx Spartan-3 XC3S4000 FPGA. LUTs of Xilinx FPGAs have two operation modes: the shift register (SRL16) mode, and the 4-LUT mode. In the shift register mode, reconfiguration of logic is done.
To implement a logic array for 32 inputs, 8 outputs, and 256 products, we had the following:
The number of LUTs: 5165. The number of Slices: 4955. Operating Frequency: 115 MHz. Latency: 3 clocks. In this case, one clock is used for the evaluation of the products, and two clocks are used for the OR gates. Note that 256-input OR gates were implemented by two-stage pipeline of 16-input OR gates. 
Using Both Embedded Memories and Logic Elements
We implemented the array with 16-valued variables shown in Fig. 2 .5 on Altera Cyclone II EP2C35 FPGA. The design was done by Quartus II version 6.0. In Fig. 2.4 
Conclusion and Comments
In this paper, we showed that an FPGA with k-input LUTs directly implements 2k-valued expressions. We also presented two methods to implement reconfigurable logic arrays on an FPGA. Experimental results show that expressions with 2k-valued variables (k > 2) require fewer products than corresponding expressions with 2-valued variables. For some functions, ESOPs require fewer products than SOPs, and vice versa. Since both expressions can be implemented in the same architecture, we can select the smaller ones. The number of bits to represent the expression with 2k-valued variables takes its minimum when k 4 for many functions. For some symmetric functions, k 5 or k = 6 give the smallest realizations.
A reconfigurable logic array can be considered as a generalization of a content addressable memory (CAM) [2, 4, 6] . A function can be modified by only changing the contents of LUTs or BRAMs. The input/output pin assignment can be modified by only permutating the data for the columns or rows, in many cases. The reconfigurable logic array can implement different functions without changing the interconnections, so it can be reconfigured dynamically.
Thus, it is suitable for pattern matching and networking. This paper, we assume that all the LUTs have the same number of inputs. However, LUTs with different number of inputs can be used. The logic design method is similar to that of PLAs with k-bit input decoders [9, 12] . The PLAs with k-bit input decoders use 2k literal lines for each group, while the reconfigurable logic array with 2k-valued variables uses only k horizontal lines. Also, in the PLAs, each input decoder implements all the 2k literals, while in the reconfigurable logic array, each LUT implements only one literal.
We are now improving methods to partition of the input variables [13] , and outputs.
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